ABSTRACT e key to optimizing so ware is the correct choice, order as well parameters of optimizations-transformations, which has remained an open problem in compilation research for decades for various reasons. First, most of the compilation subproblems-transformations are interdependent and thus addressing them separately is not e ective. Second, it is very hard to couple the transformation parameters to the processor architecture (e.g., cache size and associativity) and algorithm characteristics (e.g. data reuse); therefore compiler designers and researchers either do not take them into account at all or do it partly. ird, the search space (all di erent transformation parameters) is very large and thus searching is impractical.
INTRODUCTION
Although signi cant advances have been made in developing advanced compiler optimization and code transformation frameworks, current compilers cannot compete with hand optimized code in terms of performance and energy consumption. Researchers tackle Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for pro t or commercial advantage and that copies bear this notice and the full citation on the rst page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permi ed. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior speci c permission and/or a fee. Request permissions from permissions@acm.org. CF '18, Ischia, Italy © 2018 ACM. 978-1-4503-5761-6/18/05. . . $15.00 DOI: 10.1145/3203217.3203274 the code optimization problem by using heuristics [12] , empirical techniques, iterative compilation techniques [11] and techniques that simultaneously optimize only two transformations, e.g., register allocation and instruction scheduling. e most promising approach is iterative compilation but is extremely expensive in terms of compilation time; therefore researchers and current compilers try to reduce compilation time by using i) both iterative compilation and machine learning compilation techniques [20] , ii) both iterative compilation and genetic algorithms [11] , iii) heuristics and empirical methods [5] , iv) both iterative compilation and statistical techniques, v) exhaustive search [10] . However, by employing these approaches, the remaining search space is still so large that searching is impractical. e end result is that seeking the optimal con guration is impractical even by using modern supercomputers.
is is evidenced by the fact that most of the iterative compilation methods use either low compilation time transformations only or high compilation time transformations with partial applicability so as to keep the compilation time in a reasonable level [9] [19] [13] . As a consequence, a very large number of solutions is not tested.
is has led compiler researchers to use exploration prediction models focusing on bene cial areas of optimization search space [5] . Our approach di ers in three main aspects. First, the transformations are addressed in a theoretical basis; second, together as one problem, and third by taking into account the Hardware (HW) architecture and algorithm characteristics.
e main steps of our methodology are as follows. First, we provide an e cient register blocking and loop tiling algorithm; these two algorithms consist of a) loop unroll, scalar replacement, register allocation and b) loop tiling, data array layout, transformations, respectively. A uni ed framework is proposed to orchestrate the aforementioned transformations, together as one problem (as they are interdependent); the transformations are tailored to the target processor architecture details and algorithm characteristics. Second, we make an analysis of how the above transformations a ect Execution Time (ET) and Energy consumption (E) and for the rst time we provide a theoretical model describing a) the number of L1 data cache (L1dc), L2 cache (L2c) and main memory (MM) accesses and b) the number of arithmetical instructions, as a function of the aforementioned transformation parameters, processor architecture details and algorithm input size; so, we are able to provide the transformation parameters giving a number of memory accesses close to the minimum. ird, taking advantage of this model, we make a rst but important step towards correlating ET and E with the aforementioned transformation parameters, processor architecture details and algorithm input size.
e proposed methodology has resulted in ve contributions, 1) a single framework addressing the aforementioned transformations theoretically but most importantly as one problem, 2) a new approach applying code optimizations (CO) by taking into account the HW architecture and the application special memory access pa erns, 3) a theoretical model describing the number of memory accesses and arithmetical instructions, as a function of the aforementioned optimization parameters, HW architecture and algorithm input size, 4) a new approach correlating ET and Power consumption (P) with the aforementioned transformation parameters, HW architecture and algorithm input size, 5) a direct outcome of contributions (1)- (4) is that the search space (to ne-tune the above optimizations) is reduced by many orders of magnitude.
e remainder of this paper is organized as follows. In Section 2, the related work is reviewed. e proposed methodology is presented in Section 3 while experimental results are discussed in Section 4. Finally, Section 5 is dedicated to conclusions.
RELATED WORK
Iterative compilation methods provide the most e cient approach towards the code optimization problem. However, to the best of our knowledge, there is no existing iterative compilation method including all the transformations presented in this paper and all di erent transformation parameters, because the compilation time becomes too large. Iterative compilation methods use either low compilation time transformations only or high compilation time transformations with partial applicability so as to keep the compilation time in a reasonable level [9] [19] . As a consequence, a very large number of solutions is not tested. In [19] , loop tiling is applied with xed tile sizes. In [9] , multiple levels of tiling are applied but with xed tile sizes. In [13] , only loop unroll is applied.
[12] uses an arti cial neural network to predict the best transformation (from a given set) should applied. In [5] , performance counters are used to determine good compiler optimization se ings. In [20] , a long-term learning algorithm that determines the best set of heuristics is presented.
e polyhedral model is a exible and expressive representation for loop transformations. In [17] , a fundamental progress in the understanding of polyhedral loop nest optimizations is made. Polly is a high-level loop and data-locality optimizer and optimization infrastructure for LLVM [6] . Pluto, which is used by Polly, is an automatic parallelization tool based on the polyhedral model [4] .
ere has been signi cant research on reducing the number of data accesses in memory hierarchy by employing compiler transformations and most commonly loop tiling such as [4] [15] . In [15] , a cache hierarchy aware tile scheduling algorithm for multicore architectures is presented.
Code optimizations are also used to reduce energy consumption in so ware. In [1] , a survey about energy reduction methods is given. In [16] , several transformation trade-o s are discussed. In [2] , a compile-time approach to determine CPU frequency is proposed.
PROPOSED METHODOLOGY
In this paper, a novel methodology is presented that takes as input the underlying processor architecture and loop kernel characteristics and outputs the near-optimum parameters of the six aforementioned transformations in terms of either L1,L2,Main Memory (MM) accesses, Execution Time (ET) or Energy consumption (E).
Regarding target applications, this methodology considers a ne loop kernels; it considers both perfectly and imperfectly nested loops, where all the array subscripts are linear equations of the iterators (which stands in most cases). is method is also applicable to loop kernels containing SIMD instructions. is method is applicable to all modern single-core and shared cache multi-core CPUs. Regarding shared cache processors, we use the so ware shared cache partitioning method given in our previous work [8] . No more than p threads can run in parallel (one to each core), where p is the number of the processing cores (single threaded codes only).
An abstract representation of our method is illustrated in Fig. 1 
Apply code optimizations
In this Subsection we provide an e cient a) register blocking and b) loop tiling algorithm. e e cient application of loop tiling is not trivial and normally many di erent implementations are tested, since it a) depends on other transformations (e.g., data layout), b) depends on the target memory architecture and data reuse, c) increases the number of arithmetical instructions. e application of loop tiling for the Register File (RF) is even more complex (register blocking). To our knowledge, no application independent algorithm exists for register blocking; it is a mixture of loop tiling, loop unroll, scalar replacement and register allocation transformations.
e above CO are the key to high performance and low energy consumption, especially for data dominant algorithms. e main steps of the proposed register blocking algorithm are the following:
(1) Generate the subscript equations of all arrays (2) Generate the RF inequality (Eq. 1) that provides all the e cient transformation parameters (3) Extract a transformation set from Eq. 1 (4) Generate the code De nition 3.1. Subscript equations which have more than one solution for at least one constant value, are named type2 equations. All others, are named type1 equations. Each subscript equation de nes the memory access pa ern of the speci c array reference. Obviously, in our methodology type1 and type2 arrays are treated with di erent policies as they access data in di erent ways.
e RF inequality (Eq. 1) gives the exact loops that loop unroll is applied to, their unroll factor values and the number of variables/registers allocated for each array. Each subscript equation contributes to the creation of Eq. 1, i.e., equation i gives Ar i and speci es its expression. e implementations that do not obey to the extracted inequalities are discarded reducing substantially the search space. e RF inequality is given by n + Sc ≤ Ar 1 + Ar 2 + ... + Ar n + Sc ≤ F P (1) where F P is the number of the oating point (FP) registers, Sc is the number of FP scalar variables and n is the number of the array references. Without any loss of generality, we assume that the arrays contain FP data only; in this case, the number of integer variables used is always smaller than the number of integer registers.
e upper bound of Eq. 1 derives from the fact that if more registers than the available are used, data are spilled to L1dc, increasing the number of L1 accesses. On the other hand, the lower bound value is small because other constraints may be more critical. By using a larger lower bound value, register utilization is increased and therefore the number of L1 accesses is reduced; however, these transformation parameters may con ict to those minimizing the number of MM or L2 accesses, which may be more critical.
e number of variables/registers allocated for every array is given by both Eq. 2 and the three bullets below (the bullet points are given in order to assign variables according to data reuse).
Ar i = unr 1 × unr 2 × ... × unr n (2) where the integer unr i are the unroll factor values of the iterators exist in the array's subscript, e.g., the Fig. 2 gives (Ar C = 1 × 4 = 4) (r 1 −r 4 variables) as the (i, j) iterator unroll factor values are (1, 4), respectively.
• For the type1 arrays which contain all the loop kernel iterators, only one register is needed (Ar i = 1) • For the innermost iterator always holds unr = 1 • For the arrays i) containing more than one iterators and one of them is the innermost and ii) all iterators which do not exist in this array reference have unroll factor values equal to 1, then only one register is needed for this array (Ar i = 1) In the above three cases, a di erent element is accessed in each iteration (no data reuse being achieved) and thus wasting more than one register is not e cient, e.g., in Fig. 2 , six registers are used, i.e., (Ar C = 1 × 4, Ar A = 1 × 1, Ar B = 1). Note that (Ar B = 1) instead of (Ar B = 1 × 4) because of the 3rd bullet above (a di erent element of B is accessed in each k iteration and therefore it is not e cient to waste more than one register).
Let us give an example, rst box code in Fig. 2 . Eq. 1 gives:
e 3rd bullet generates 3 branches while the 2nd gives (unr k = 1). e code shown in the second box of Fig. 2 refers to a second branch solution, i.e., (unr i = 1 and unr j = 4) and therefore 6 registers are used.
e main steps of the loop tiling algorithm are similar to those of the register blocking algorithm, but a cache inequality (Eq. 4) is generated for each cache memory; each inequality contains the iterators that loop tiling is applied to, the tile sizes and the data array layouts. e implementations that do not obey to the extracted inequalities are automatically discarded by our methodology reducing substantially the search space.
e cache inequality is formulated as: Tiling for L1 -only j is tiled Ti'=1, because i has a smaller NLV than j Tj'=JJ, because j is tiled with tile size JJ Tk'=KK, because k has a larger NLV than j T C1 =Ti'xTj'x4x2, T A1 =Ti'xTk'x4x2, T B1 =Tk'xTj'x4x1
Register blocking -r1-r6 registers // Input Code for (i=0;i!=N;i++) for (j=0;j!=N;j++) for (k=0;k!=N;k++) 
where L i is the corresponding cache size, assoc is the L i associativity value (e.g., for an 8-way associative cache, assoc = 8) and m de nes the lower bound of the tile sizes and it equals to the number of arrays in the loop kernel. In the special case where the number of the arrays is larger than the associativity value is not discussed in this paper (normally, (assoc ≥ 8)). Tile i gives the tile size of the ith array and is given by Eq. 5:
where t pe is the size of each array's element in bytes and T i are the tile sizes of the iterators existing in the corresponding array subscript. s is an integer and (s = 1 or s = 2); s de nes how many tiles of each array should be allocated in the cache. For the tiles that do not achieve data reuse (a di erent tile is accessed in each iteration), we assign cache space twice the size of their tiles (s = 2 in Eq. 5). is way, not one but two consecutive tiles are allocated into the cache in order for the second accessed tile not to displace another array's tile. (
) is an integer representing the number of L i cache lines with identical cache addresses used for the tile of array1. Eq. 4 satis es that the array tiles directed to the same cache subregions do not con ict with each other as the number of cache lines with identical addresses needed for the tiles is not larger than the (assoc) value.
All the tile elements in Eq. 4 must contain consecutive MM locations, e.g., in Fig. 2 , none of the tiles does. Otherwise, an extra loop kernel is added for each array, likewise Atr and Btr arrays in Fig. 2 ; new arrays are created which replace the default ones (extra cost in L/S and arithmetical instructions).
ere are some special cases where the arrays do not contain consecutive memory locations but their layouts can remain unchanged in order to avoid the cost of transforming the arrays; in that case, extra cache misses occur and thus a larger error in approximating the number of memory accesses occurs too (Fig. 4-Subsection 4.1) . T i is given by one of the following three:
• T i equals to the L1 tile size of i iterator, if tiling for L1 is applied to the i iterator • T i equals to the unroll factor value of i iterator, if tiling for L1 is not applied to the i iterator and i has a smaller Nesting Level Value (NLV) than the iterator being tiled for L1 • T i equals to the upper loop bound value of i iterator, if tiling for L1 is not applied to the i iterator and i has a larger NLV than the iterator being tiled for L1 Assuming an 8-way 32kbyte L1dc and MMM (Fig. 2) , Eq. 4 gives (3 ≤
values of the C-code shown at the right of Fig. 2 are given in the bo om le box (the NLV of k iterator is 6 while the NLV of kk is 1), also, oating point values are assumed, 4 bytes each.
In the shared cache case, L i in Eq. 4 is the corresponding shared cache partition size used and each core uses only its assigned shared cache space.
We have implemented an automated C to C tool just for the six studied algorithms, but a general tool can be implemented by using POET [18] tool.
Couple execution behaviour to CO, processor architecture & input size
For all the Eq. 1 and Eq. 4 schedules, we compute the number of L1dc, L2c and MM accesses as well as the number of arithmetical instructions. is problem is theoretically formulated by exploiting the memory architecture details and the special memory access pa erns. In particular, one mathematical equation is generated for each memory and for each loop kernel providing the corresponding value. is equation provides the number of memory accesses while the transformation parameters and input size serving as the independent variables of the equation. Loop tiling and loop unroll transformations as well as the input size, are inserted directly to the aforementioned equations while the data layouts, scalar replacement and register allocation transformations as well as the HW architecture, are inserted indirectly (they have been used in order to create Eq.1-Eq.5). is way, we are able to nd the solution o ering a number of L1dc, L2c or MM accesses close to the minimum. We are able to approximate the number of memory accesses because no unexpected misses occur in the cache. We assume that the underlying memory architecture consists of separate rst level data and instruction caches (modern architectures). In this case, the program code typically ts in L1 instruction cache; thus, it is assumed that the shared cache or uni ed cache (if any) is dominated by data. For the reminder of this paper, we assume 2 levels of cache, but more/less levels can be used, by slightly changing the following equations.
e equation approximating the number of L1dc accesses follows
where arra s is the number of arrays, M is the number of the iterators that control the corresponding array and P is the number of the iterators that loop unroll has been applied to (iterators that exist in the subscript of the corresponding array only), e.g., regarding the C array in the code at the right of Fig. 2 , the rst product of Eq. 6 refers to all the iterators but k (array reference is outside k loop) while the second product refers to j iterator only. (up, low) give the bound values of the corresponding iterator (normally, they de ne the algorithm's input size) and (T , unr ) refer to the tile size and unroll factor value, respectively. o f f set gives the number of L1dc of the new loop kernel added in the case the data array layout is transformed. O set is either (o f f set i = 2 × Arra Size i ) or (o f f set i = 0) depending on whether the data layout of the array is changed or not; in the case that the layout is changed, the array has to be loaded and then wri en again to memory, thus it is (o f f set i = 2 × Arra Size i ). ( ar ) gives the number of L1 accesses due to the scalar variables; we never use more registers than available and thus the number of RF spills is negligible ( ar ≈ 0).
Eq. 6 for the C-code at the right of Fig. 2 gives A, B) arrays, respectively, and in overall (L1.acc =
Here, the number of L1 accesses strongly depends on the unroll factor value (N 3 /4).
e number of L2c accesses is approximated by Eq. 7; at this step, only the new/extra iterators (introduced by loop tiling) must be processed and not the initial iterators exist in the input code.
where t pe1 and t pe2 is the number of t pe1 and t pe2 arrays, respectively. In this paper, we don't provide the equations for type2 arrays because of the limited paper size; however, in Section 4, FIR and Gaussian Blur contain type2 arrays. code refers to the number of source code accesses and always (Arra s acc. code) as a) the code size of loop kernels is small and ts in L1 instruction cache, b) we are dealing with data dominant algorithms.
T pe1 L2acc. = arra size × ti + o f f set (8) where arra size is the size of the array and o f f set gives the number of L2 accesses of the new loop kernel added in the case the data array layout is transformed. t i gives how many times the corresponding array is accessed from L2 memory and is given by Eq. 9. Regarding the o f f set value, when the array size is bigger or comparable to the cache size, then (o f f set i 2 × Arra Size i ).
is is because the elements are always loaded in blocks (cache lines) and many lines are loaded more than once (especially in the column-wise case).
is is why we use a hand optimized code changing the layout in an e cient way, thus always achieving
where N is the number of new/extra iterators that a) do not exist in the corresponding array and b) exist above of the iterators of the corresponding array. M is the number of new/extra iterators that a) do not exist in the array and b) exist between of the iterators of the array, e.g., regarding (C, A, B) arrays in Fig. 2 , the iterators referring to the rst and second product of Eq. 9 are (kk, none), (jj, none), (none, ii), respectively, giving (t C = N K K ), (t A = N ) and (t B = N I I ), respectively. e rst and the second products of Eq. 9 give how many times the array is accessed due to the iterators exist above the upper new iterator of this array and between the new iterators of this array, respectively. Eq. 7 for the code of Fig. 2 gives (L2.acc = N 3 /KK + N 3 / + N 3 /II + 4 × N 2 ).
In the case that more than one thread run in parallel under a shared cache, the overall number of cache accesses is extracted by accumulating all the di erent loop kernel equations. e number of MM accesses is given by an equation identical to Eq. 7. Moreover, the number of MM accesses because of the type1 arrays is given by an equation identical to Eq. 8 and Eq. 9. However, in Eq. 9, we refer only to the iterators created by applying tiling to the last level cache, e.g., regarding (C, A, B) arrays of MMM (Fig. 2) , the iterators referring to the rst and second product of Eq. 9 are (kk, none), (none, none), (none, ii), respectively, giving (t C = N K K ), (t A = 1) and (t B = N I I ), respectively. e number of integer and FP instructions is approximated by:
Ar ith . inst r s = i =i t e r at or s
where iterators is the total number of iterators and (up, low,T ) are their corresponding bound values, as in previous equations. c j is the number of integer or FP assembly instructions measured inside j loop (assembly instructions occur between the open and close loop bracket). o f f set is the number of arithmetical instructions of the extra loop kernels added (if the array layouts change).
) gives the number of loop iterations in total while c j gives the number of assembly instructions in loop j. Note that j iterator varies from (j = 1 -it corresponds to the outermost iterator) to (j = iterators -it corresponds to the innermost iterator), e.g., in Fig. 2 
, Eq. 10 gives ((N
; as it can be observed, the number of arithmetical instructions is strongly a ected by a) the number of the loops being tiled (more terms are introduced), b) tile size / unroll factor values of the innermost iterators (here, the unroll factor value of j, i.e., 4, a ects the number of instructions at the most). us, a larger unroll factor value would be more e cient.
Given that the c values depend on the target compiler, they cannot be approximated. us, we measure the c values for one transformation set and predict the c values of the others (where possible), e.g., in Fig. 2 , the c values (assembly instructions) almost remain unchanged by changing the (KK, II , ) values (apart from their maximum and minimum ones because in this case, the number of the loops changes), but not by changing the (j) unroll factor value or the number of the loops being tiled, because the loop body changes and thus more/less assembly instructions are inserted.
In this work, we take advantage of the fact that the c values almost remain unchanged for di erent tile sizes, su ce the array layouts remain unchanged and the tile sizes do not take their maximum/minimum values; the c values are only slightly a ected by the compiler, even by using aggressive compilers and high optimization levels. e c values for di erent unroll factor values and data layouts are signi cantly changed and cannot be predicted.
Performance Models
e aforementioned transformations a ect P and E in all HW components and thus a di erent power model is generated for each di erent processor and MM. An o -line training phase is applied in order to generate the power equations for the target processor and MM (Fig. 3) ; the custom HW architecture is given as input to the is way we generate P equations (Fig. 3) ; we show that memory power values are linear to their number of memory accesses (Eq.6-Eq.10). Moreover, LoadQ/StoreQ power values are linear to the number of L/S instructions (Eq. 6).
e ALU, instruction bu er and instruction decoder power values are linear to the number of ALU instructions and total number of instructions (Eq. 10+Eq. 6), respectively (Fig. 3) . Although this work can be extended to take into account more HW architecture components, in this paper, we approximate P by using Eq. 11; thus, according to mcpat we do not take into account P on the renaming unit, instruction cache, RF, TLBs, branch predictor and instruction scheduler.
inst r s))+ P ins t r .bu f f e r (f (inst r s)) + P ins t r .d ecod er (f (inst r s)) (11) As far as execution time (ET) is concerned, it cannot be approximated by using a mathematical formula; however, we can use current ET models in order to nd/predict qualitatively the transformation parameter set giving the fastest binary. Given that all the candidate transformation parameter sets a) refer to the same algorithm, b) the algorithm is static, in Subsection 4.1, we show that we are able to select qualitatively a high quality transformation parameter set, even by using a simple execution time model (Average Memory Access Time (AMAT) [7] ). Although more accurate and complex ET models exist like [22] , where concurrency in memory hierarchy is taken in account, the aim of this rst version is to validate and describe the theoretical background. 
Reduction of the search space -optimality
Although it is impractical to run all di erent schedules in order to prove that our methodology doesn't discard e cient schedules, a theoretical explanation is given.
First, the schedules that don't belong to Eq. 1, either use a larger number of registers than available or they don't take into account data reuse (and therefore registers are wasted), while the schedules that don't belong to Eq. 4 either use larger tile sizes than the cache or the tiles cannot remain in the cache. All the above refer to schedules that register blocking and loop tiling have not been applied in an e cient way and therefore they give a high number of data accesses through the whole memory hierarchy. Although Eq. 1 and Eq. 4 transformation parameters do not always provide near-optimum performance as the corresponding transformations are not always e cient/desirable, Eq. 1 and Eq. 4 do provide all the e cient register blocking and loop tiling implementations, respectively. In other words, if the target metric is to minimize the number of L i memory, then the optimum solution will be included in the corresponding inequality.
Putting it all together
e proposed methodology is given in Algorithm 1. All the steps have been explained in the previous subsections. All di erent combinations of loop interchange are generated as it a ects Eq.1-Eq.10.
In the case that the target metric is not ET or E, but the minimum number of L i memory accesses, then Algorithm 1 is changed accordingly, i.e., steps (1, 2, 5, 8) , (1, 3, 5, 8) or (1, 4, 5, 8) are executed only, respectively. It is important to note that in this case the number of di erent schedules that have to be further processed by Subsection 3.2 is smaller, i.e., the lower bound values of Eq. 1 and Eq. 4 are no longer needed to be that small. For example, by using a larger lower bound value in Eq. 1, register utilization is increased and therefore the number of L1 accesses is reduced; however, these parameters may con ict to those minimizing the number of MM accesses, which may be more critical. us, if the target metric is just the L1dc accesses, there is no need to use such a small Eq. 1 lower bound value. e same holds for L2c and MM too.
Algorithm 1 Proposed Methodology
Step 1. parsing
Step 2. apply proposed Register blocking algorithm for (all di erent RF sets) do pick a RF transf. set
Step 3. apply loop tiling alg. to L1 for (all di erent L1 sets) do pick an L1 transf. set
Step 4. apply loop tiling alg. to L2 for (all di erent L2 sets) do pick an L2 transf. set
Step 5a. generate access equations -Eq. 6-Eq. 9 (all mems)
Step 5b. compute the num of accesses in memory hierarchy
Step 6. arithmetical instructions if (the num of arith. instrs cannot be predicted for the current set) then generate C code (from C to C) for the current set generate assembly code -cross compile measure the num of FP and integer assembly instrs (get the c values of Eq. 10) else predict the num of arith. instrs (Eq. 10) end if
Step 7. compute the ET,P,E values for the current set
Step 8. store only the best set depending on the cost function (ET,E,L1,L2,MM) end for apply loop interchange to L2 iterators and go to step4 end for apply loop interchange to L1 iterators and go to step3 end for
EXPERIMENTAL RESULTS
e experimental results are obtained by using a) the quad-core Intel i7 6700 CPU (CentoS-7 OS) by using both normal C-code and hand wri en code with AVX extensions, b) the embedded ARM Cortex-A9 processor on a Zybo Zynq-7000 FPGA platform using petalinux OS, c) the gem5 [3] and McPAT [14] simulators, simulating both a generic x86 and an ARMv8-A CPU . e bench-suite used in this study consists of six well-known data dominant static kernels taken from PolyBench/C benchmark suite version 3.2 [21] .
ese are: Matrix-Matrix Multiplication (MMM), Matrix-Vector Multiplication (MVM), Gaussian Blur (3 × 3 lter), Finite Impulse Response lter (FIR), a kernel containing mixed vector multiplication and matrix addition (Gemver) and a multiresolution analysis kernel (Diotgen). e kernels are compiled using gcc 4.8.5 and arm-linux-gnueabi-gcc 4.9.2 compilers, for x86 and arm, respectively ('O3').
e output of our method is compiled with 'O2' optimization level in order the compiler to be less aggressive. First, a validation on the number of arithmetical instructions is given (Eq. 10) for 2 di erent compilers ('O2' option). e number of integer instructions is measured for one transformation set and then predicted for the others (2nd and 3rd gure in Fig. 4) ; we take advantage of the fact that the c values almost remain unchanged for di erent tile sizes. In Fig. 4 , (T 1,T RF ) represent the (tile, unroll factor) values of the innermost iterator, respectively, (T 2,T RF ) the next innermost etc. ere is a large error value in the case that the tile size of the innermost iterator is twice its minimum value (this is the only case we have faced this disunion); these parameter sets are not e cient in the majority of the cases and this is why the compiler becomes so aggressive and therefore changes the code.
It is important to note that this disunion on the error values is eliminated by using the 'O1' option. us, in order to use 'O2' option, the (T 1 = 2 × T RF ) case has to be included in Step6 of Algorithm 1. e results on the FP instructions are similar. Subsection 3.2 has also been validated on the number of L1, L2 and MM accesses (1st gure in Fig. 4 ).
e error values are less than 3.5% in all cases (both processors) when the tiles contain consecutive MM locations. However, as it was expected, for the special cases that the array layouts remain unchanged, there is a larger error.
Validation of execution time and power consumption models (gem5 and McPAT)
Furthermore, a validation on the simple ET model used [7] is made as well as on the P model derived by mcpat (Fig. 5 ). e equations giving the execution time for the x86 and arm on Gem5 are (ET = L1reads * 2 + L2reads * 20 + DDRreads * 60) and (ET = L1reads + L1writes + L2reads * 20 + DDRreads * 60), respectively. ese equations don't take into account the concurrency in memory hierarchy and this is why the equations give larger ET values in most cases. However, the above simple equations give very good results because a) all di erent transformation parameters refer to the same algorithm, b) the algorithms are static; apart from not taking into account concurrency in memory hierarchy, any less accurate measurements derive from the fact that the above ET equations do not take into account instruction level parallelism. e reason that arm processor achieves less execution cycles than x86 in gem5 simulator is that a) unlike x86, arm compiler generates assembly code with fused multiply-accumulate assembly instructions, b) x86 contains more registers than arm and thus the current transformation sets are more e cient for arm. Regarding P, the proposed model follows perfectly the trend in both arm and x86, but P is more accurate on arm than on x86; x86 is more complex than arm and therefore the HW components that we have not taken into account consume more power. First, the proposed methodology is evaluated over gcc compiler on two real processors (Table 1) . Intel i7 processor supports SIMD unit and therefore we have evaluated our methodology to C-code containing AVX intrinsics; we have used hand wri en C-code with AVX intrinsics as input to our tool. It is important to note that although gcc supports auto-vectorization, hand wri en AVX code is faster in most cases (Table 1) . MMM and Diotgen are the most data dominant kernels and this is why they achieve the highest memory gains and speedup/energy gains on both CPUs. e proposed methodology achieves about (8. (4, 4) , (20, 2.4) , (3.7, 3.6) , (1.6, 1.2), (4.8, 1.15) on i7 comparing to the (gcc, hand optimized code), respectively. It is important to note that smaller gain values are achieved on i7 processor because the input C-code contains AVX intrinsics, either directly or indirectly (gcc auto-vectorization). e proposed methodology achieves smaller gain values for SIMD input codes, because hand wri en AVX-code rst, is at a lower level and thus more e cient, second, in many cases it already uses a signi cant number of the available registers, leaving less space for modi cations and third, it is less friendly to register blocking.
Moreover, our methodology is evaluated over hand wri en optimized code and Polly [6] (Table 2) . A large number of experiments has taken place with 10 di erent unroll factor values and 10 di erent loop tiling sizes in order to nd the best (in Table 2 , '1 loop' refers to best loop and best tile size). We have used normal C-code for ZYBO and hand wri en C-code using AVX instrinsics for i7. As it was expected, hand wri en optimized code achieves be er or equal performance than gcc in all cases and likewise Table 1 , our method achieves smaller gain values on the codes using AVX intrinsics. It is important to note that Polly includes other transformations too, which our methodology does not.
CONCLUSION AND FUTURE WORK
In this paper, a novel methodology to six of the most popular and important code optimizations is provided for data dominant static algorithms. Instead of applying heuristics and empirical methods we try to understand how so ware runs on the target HW and how CO a ect ET and P. Moreover, we provide a theoretical model correlating the number of memory accesses and arithmetical instructions with CO parameters, HW parameters and input size. To this end, we make a rst but important step towards correlating ET and P with CO, HW architecture and input size.
Our future work includes more accurate and complex execution time models such as [22] as well as extending the P model to the remaining HW components. Moreover, it includes more loop transformations such as loop merge and loop distribution and considers nested loops where the array subscripts are not linear equations of the iterators.
